The design of an 8-bit Arithmetic Logic Unit (ALU) by using four different techniques which are conventional CMOS technique, Sleepy Transistor technique, LECTOR technique and Forced Stack technique. ALU is the most crucial and core component of central processing unit as well as of numbers of embedded system and microprocessors. In this work, ALU consists of 4x1 multiplexer and 2x1 multiplexer and full adder designed to implement Logical operations such as AND, OR, XOR, NOT and Arithmetic operations such ADD WITH CARRY, SUBTRACT WITH BORROW, ADD WITHOUT CARRY, SUBTRACT WITHOUT BORROW. The low power techniques are becoming more important due to rapid development of portable digital applications, demand for high-speed and low power consumption. GDI (Gate Diffusion Input) is one of the low power and area efficient technique. GDI requires less number of transistors compared to CMOS technology. Arithmetic logic unit (ALU) is an important part of microprocessor. In digital processor logical and arithmetic operation executes using ALU. In this paper we describes 8-bit ALU using low power11-transistor full adder (FA) and Gate diffusion input (GDI) based multiplexer. By using FA and multiplexer, we have reduced power and delay of 8-bit ALU as compare to existing design. All design weresimulated using DSCH and Microwind 3.5 in 65 nm BSIM4 technology. Performance analyses were done with respect to power, delay and power delay product.
technology has two gates which are electrically independent, minimize the complexity of the circuit and also reduce the power consumption due to reducing the leakage current. In Fin FET technology "Fin" is a thin silicon which mould the body of the device [5] . ALU design using the reconfigurable logic of multi input floating gate metal oxide semiconductor (MIFG-MOS) transistor have multipleinputs, increased the functionality of the circuit.MIFG-MOS transistor gives ON and OFF states of the transistor by observing weighted sum of all inputs. MIFG-MOS transistor reducing the number of transistor and complexity of the circuit, improve the performance of the circuit minimize the delay and reduced the power dissipation [6] . When channel length is scale down for designing circuits, metal gate and high-k dielectric is to be introduced. Metal gate and high-k dielectric gives extra channel length without put down the leakage current [8] .
III.
CIRCUIT DESIGN OF ALU ALU is a core part of computer or digital processor that executes arithmetic and logical operation, such as increment, decrement, addition and subtraction as an arithmetic operation and AND, OR, XOR, XNOR as a logical operations as shown in table 1. The symbol of ALU is in fig1. ALU is build by using FA and multiplexer. Thus, when input A is high, pass the input B vice versa. FA is build using low power XOR gates and 2 is to 1 multiplexer. XOR gates gives the sum output and multiplexer responsible for carry out (Cout). An extra transistor NMOS_6 operates in ultra-low mode using sub-threshold current and consumes low power.At strong inversion region gate to source voltage (VGS) is higher than threshold voltage (VTH), majority carriers removed from the area of gate and minority carriers is produced, at weak inversion region VGS is below than VTH less minority carrier is produced, but their presence produce leakage current this current is called sub threshold current. This current can be used when VDD is below then VTH and run the circuit at ultra-low mode and consumes less power. 11T FA is operating at sub threshold mode by adding an extra transistor NMOS_6.
B. GDI based Multiplexers
GDI technique is area efficient technique which consumes less power with reducing the number of transistor. GDI technique need twin well process or silicon on insulator for chip composition. Twin well process gives separate optimization of n-type and ptype transistor and also optimizes gain and VTH of n-type and p-type device. Silicon on insulator combined both MOS and bipolar technologies into a single process. GDI technique providing an extra input for the cell and maintain the circuit complexity. GDI technique solves the problem of poor ON to OFF transition characteristic of PMOS and providing the full swing at internal node of circuit. Fig. 3 depicts the 2 is to 1 multiplexer, select line S is common input for gate terminal of PMOS_1 and NMOS_1. Input A and Input B is connected to the source terminal of PMOS_1 and NMOS_1 respectively. When S is low then PMOS_1 is ON and pass the input A from source terminal to drain terminal, when S is high NMOS_1 is ON and PMOS_1 is OFF. Output is common for drain terminal for PMOS_1 andNMOS_1. Fig. 4 depicts the 4 is to 1 multiplexer, 4 is to 1 multiplexer design using three 2 is to 1 multiplexer. Select lines S0 and S1 is worked as a switching input which is responsible for the high and low states of the transistor, S0 is common input for gate terminal of PMOS_1, PMOS_2, NMOS_1 and NMOS_2, S1 is common input for gate terminal of PMOS_3 and NMOS_3. Inputs are connected to the source terminal of transistor.
C. Design of 8-bit ALU
FA is mainstays of ALU, 8-bit ALU is design using 8-bit ripple carry adder (RCA). RCA is responsible for arithmetic operation of ALU. Other modules needed for designing ALU are 2 is to 1 multiplexer and 4 is to 1 multiplexer. Logical operation executes by using multiplexer. Fig.4depicts the 1-bit ALU, 1-bit ALU design using two 4 is to 1 multiplexer and one 2 is to 1 multiplexer and FA. Fig. 5 depicts 8-bit ALU, RCA is basic building block of 8-bit ALU which is perform arithmetic operation. Input A (a0,a1,….a8) is apply in first input of RCA, Input B (b0,b1,…b8) is apply in first input of 4 is to 1 multiplexer and pass to the second input of RCA from output of 4 is to 1 multiplexer, and executes arithmetic operation. Logical operation executes through the cascading combination of 4 is to 1 multiplexer and 2 is to 1 multiplexer.
IV.
SIMULATION AND RESULT All design is to be simulated using tanner eda tool Weditat transition time 80ns. Fig. 7 shows the waveform of 11T FA, at input combination "000" to "111". At "000", "010" and "110" problem is occur, this problem is solved by adding an extra transistor NMOS_6. 
